This paper presents a very fast CMOS glitch detector which has been designed to perform measurements on crosstalk between metal lines directly on silicon dies. Theoretical detection capability is better than 200 mV for 60 ps. A prototype has been implemented and successfully tested.
INTRODUCTION
The ever increasing speed of VLSI circuits worsens the problem of mutual coupling among on-chip interconnects 1 . This poses serious problems of noise immunity, false ip-op triggering, etc. Unfortunately it is not possible to measure glitches on-chip" using oscilloscope probes, because of parasitic capacitances. An ad-hoc CMOS circuit has been designed to measure sub-nanosecond and sub-volt glitches directly on silicon.
CIRCUIT DESCRIPTION
Scope of the proposed circuit, shown in g. 2, is to detect the presence of small and short pulses which cross over the input threshold V V ref .
Capacitors C GS1 , C 1 and C 2 represent the parasitic capacitances of MOS devices and interconnections.
When the input voltage V i t crosses over V , transistor T 1 conducts and converts the short input pulse into a current pulse I D1 t on its drain, which rapidly charges C 1 . Once the pulse has nished, C 1 is slowly discharged through T 2 . The pulse on that capacitor is then ampli ed by the cascade of two gain stages so that, when it reaches the load resistor R, it has both an amplitude V T R 10 ns which can be sensed by a n y threshold comparator e.g. a simple CMOS inverter. Due to the presence of C O , the impedance of the current source I L has negligible in uence in presence of pulses shorter than about ten nanoseconds.
Theoretical Analysis
Before an input pulse is applied to the circuit i.e. V i V , T 1 is cut-o and its stand-by" source voltage is determined only by T 8 and I L see 2 : It is now supposed that a short pulse V i t is applied to the detector input, as shown in g. 2.
The input voltage remains higher than V for a time T 1 ns. As long as V i t V , the current o wing in T 1 charges C 1 with a net charge 6 Solving 6 with the constraint 5 gives the initial discharge time constant
7 which is inversely proportional to E 0 , whereas the peak current is: In other words the proposed circuit should be able to detect 200 mV glitches as short as 60 ps, when tuned for maximum sensitivity i.e. highest value of R. The detector circuit has been simulated with SPICE and results coincide with theory within 20. The load resistor R has been implemented as a pMOS transistor so that its value can be controlled by a n externally applied voltage.
Prototype performance have also been measured using an Electron Beam Testing equipment EBT Schlumberger mod. IDS3000, having 100 ps sampling time. An external input pulse of variable width and amplitude has been injected via an input pin. The circuit was set for an intermediate sensitivity E 10 10 ,12 V 2 =s, by setting R = 0 : 5 M .
The EBT has been used to probe the real pulse shape directly on silicon, at the input of the glitch detector. Fig. 1.a and 1 .b show the measured waveforms in two cases: a short T 200 ps and a longer pulse T 2 ns, respectively. In both cases the measured threshold V 2:5 V and the measured input voltage V i t are plotted.
The equivalent input energies above threshold E 0 are about 75 10 ,12 V 2 =s in the former case and 90 10 ,12 V 2 =s in the latter case. The measured sensitivity di ers from theory by a factor 7:5 or a factor 2 in both amplitude and time domains. This is due to several factors, among which: sub-threshold behavior in proximity of V and variations in process parameters. 
CONCLUSION
This paper has shown the feasibility o f a v ery fast CMOS glitch detector for use in VLSI crosstalk measurements. A prototype has been fabricated and fully tested. Measured performance is in excess of 500 mV for 200ps. This detector is currently being used to measure crosstalk among metals lines on VLSI silicon dies.
